# **APPLICATION**

# **FOR**

# UNITED STATES LETTERS PATENT

TITLE:

METHOD FOR SYNCHRONIZING CLOCK AND

**DATA SIGNALS** 

APPLICANTS: David J. GREENHILL, Tyler J. THORP,

James TRAN and Gin S. YEE



# METHOD FOR SYNCHRONIZING CLOCK AND DATA SIGNALS

# **Background of Invention**

#### Field of the Invention

[0001] The invention relates generally to micro-electronic circuitry. More specifically, the invention relates to a method for synchronizing clock and data signals.

#### Background Art

[0002] A clock signal is critical to the operation of a microprocessor based computer system. The clock signal initiates and synchronizes the operation of almost all of the components of such a computer system. Figure 1 shows a prior art overview of a clock distribution system. The computer system 10 broadly includes an input/output ("IO") ring 12 that is part of the microprocessor chip and surrounds the "core" 14 of the system. The system clock signal 16 is fed through the IO ring 12 to a phased locked loop ("PLL") 15 inside the core 14. A PLL is a component that uses feedback to maintain an output signal in a specific phase or frequency relationship with an input signal. In the case of a computer system, a PLL is used to synchronize the microprocessor ("chip") clock with the external ("system") clock. The PLL 15, after synchronizing the system clock signal with the chip clock signal, feeds it to a global clocking grid 18 for the chip. The global clocking grid 18 feeds the signal data / scan paths 30 and 32 and various components such as system latches 22, local clocking grids 20, and a feed back loop 26 that returns to the PLL 15. The local clocking grids 20 feed the base

components of the core 14 such as flip-flops 24 which are basic data storage devices.

[0003] The end product of the system 10 is the output data 34 during normal operation or scan out data 36 in the case of a scanning test sequence. Each of these system outputs 34 and 36 passes through a clocked storage device 38 and 40 in the I/O ring 12. Since the clock signal in the I/O ring 37 is generally much slower than the clock signal in the core 14, a need exists to synchronize the data 34 from the core 14 with the system clock signal 16.

### **Summary of Invention**

In some aspects, the invention relates to a method for synchronizing a data signal and a clock signal, comprising: generating a first intermediate data signal that lags the data signal; generating a second intermediate data signal that lags the first intermediate data signal; and generating an output signal that combines the duration of the first intermediate data signal and the duration of the second intermediate data signal, wherein the output signal is synchronized with the clock signal.

[0005] In other aspects, the invention relates to a method for synchronizing a data signal and a clock signal, comprising: step of generating a first intermediate data signal that lags the data signal; step of generating a second intermediate data signal that lags the first intermediate data signal; and step of synchronizing the data signal with the clock signal by combining the duration of the first intermediate data signal and the duration of the second intermediate data signal.

[0006] In other aspects, the invention relates to an apparatus for synchronizing a data signal and a clock signal, comprising: a first data storage device that generates a first intermediate data signal that lags the data signal; a second data storage device that generates a second intermediate data signal that lags the first

intermediate data signal; and a multiplexor that generates an output signal that combines the duration of the first intermediate data signal and the duration of the second intermediate data signal, wherein the output signal is synchronized with the clock signal.

In other aspects, the invention relates to an apparatus for synchronizing a data signal and a clock signal, comprising: means for generating a first intermediate data signal that lags the data signal; means for generating a second intermediate data signal that lags the first intermediate data signal; and means for generating an output signal that combines the duration of the first intermediate data signal and the duration of the second intermediate data signal, wherein the output signal is synchronized with the clock signal.

[0008] Other aspects and advantages of the invention will be apparent from the following description and the appended claims.

# **Brief Description of Drawings**

[0009]	Figure 1 shows a prior art overview of a clock distribution system.
--------	---

- [0010] Figure 2 shows a schematic of one embodiment of the present invention.
- [0011] Figure 3 shows timing diagrams for the circuit shown in Figure 2.
- [0012] Figure 4 shows timing diagrams for the circuit shown in Figure 2.
- [0013] Figure 5 shows timing diagrams of the circuit shown in Figure 2.
- [0014] Figure 6 shows a schematic of one embodiment of the invention that prevents jitter.
- [0015] Figure 7 shows a schematic of one embodiment of the invention for scan operations.
- [0016] Figure 8 shows a schematic for an alternative embodiment of the present invention.

[0017] Figure 9 shows a timing diagram for the alternative embodiment of the present invention shown in Figure 8.

# **Detailed Description**

[0018] Figure 2 shows a schematic of one embodiment of data/clock synchronization circuit 42. The circuit includes a flip-flop 44 that receives a data signal (D) from the system and is clocked by the I/O clock signal (CLK). The flip-flop 44 outputs a data signal (Q) to a latch 45 that is clock by an inverted CLK signal. The output of the latch (Q') is a data signal that is input to a multiplexor 48 along with the output from the flip-flop (Q). The multiplexor selects either Q or Q' as its output (Mux\_out). The selection by the multiplexor is controlled by a signal from an OR gate 46. The inputs to the OR gate 46 are: an alternating data sequence of "1"s and "0"s (Even/Odd) and a synchronization control signal (A). The signal A is generated by a dedicated state machine or other suitable device that is well known in the art.

Q and Q' that are latched during the low and high phases of the reference clock respectively. Since the data is coming from the higher speed core, it is slowed down in order to synchronize with the lower speed I/O clock. The duration of a data bit transmission is lengthened for a number of phases of the I/O clock signal. The number of clock phases that the data signal is lengthened is called the "divide ratio". In the present invention, the divide ratio is controlled by the duration of the control signal A. The value of the divide ratio is generally an integer with a value greater than 1. For an even numbered divide ratio, the Even/Odd signal to the OR gate 46 is "1". This results in the multiplexor 48 passing the value of Q as the Mux\_out value. For an odd numbered divide ratio, the Even/Odd signal to the OR gate 46 is "0". This results in the multiplexor 48 alternating between passing the values of Q and Q' as the Mux\_out value. The alternating of the multiplexor 48

output is effectively controlled by the value of A. When A is "1", Q is the value of Mux\_out and when A is "0", Q' is the value of Mux\_out.

Figure 3 shows timing diagrams for the data/clock synchronization circuit 42 shown in Figure 2 with a divide ratio of "3". In the timing diagrams, the first D value ("D<sub>0</sub>") is clocked through the flip-flop as the value Q. Q is then clocked through the latch as the value Q' a half cycle later. Since the divide ratio is an odd integer, A controls the value of Mux\_out. The signal A remains at a value of "1" during the entire time that Q has a value of "D<sub>0</sub>". This generates a Mux\_out value equivalent to Q. As "D<sub>0</sub>" transitions to "D<sub>1</sub>", A goes to a value of "0". This stretches the Mux\_out value to include the remaining portion of Q'. The net effect of is that Mux\_out produces a "D<sub>0</sub>" value that lasts through three signal transitions: the rise of "D<sub>0</sub>" as the value for Q; the rise of "D<sub>0</sub>" as the value for Q'; and the fall of "D<sub>0</sub>" as the value for Q.

[0021] Figure 4 shows timing diagrams for the data/clock synchronization circuit 42 shown in Figure 2 with a divide ratio of "4". In these diagrams, the values of Q' and A are not shown since Mux\_out does not depend on their values. Also, the value of the data bit D is repeated for two cycles. With the divide ratio of "4", Q is allowed to continually pass as Mux\_out. In these timing diagrams, the first D value ("D<sub>0</sub>") is clocked through the flip-flop as the value Q. The value of Mux\_out follows with a value of "D<sub>0</sub>". As the "D<sub>0</sub>" value is repeated through Q, Mux\_out maintains the value of "D<sub>0</sub>". Since the first data bit ("D<sub>0</sub>") is repeated, the value of Mux\_out is stretched to last through 4 signal transitions: the first rise of "D<sub>0</sub>" as the value for Q; the first fall of "D<sub>0</sub>" as the value for Q; the second rise of "D<sub>0</sub>" as the value for Q; and the second fall of "D<sub>0</sub>" as the value for Q.

[0022] Figure 5 shows timing diagrams for the data/clock synchronization circuit 42 shown in Figure 2 with a divide ratio of "5". As in Figure 4, the value of the data bit D is repeated for two cycles. In the timing diagrams, the first D value

("D<sub>0</sub>") is clocked through the flip-flop as the value Q. Q is then clocked through the latch as the value Q' a half cycle later. Since the divide ratio is an odd integer, A controls the value of Mux\_out. The signal A remains at a value of "1" during the entire time that Q has a value of "D<sub>0</sub>" (including the repeated signal). This generates a Mux\_out value equivalent to Q. As "D<sub>0</sub>" transitions to "D<sub>1</sub>", A goes to a value of "0". This stretches the Mux\_out value to include the remaining portion of Q' which is the last half of the repeated "D<sub>0</sub>" value. The net effect of is that Mux\_out produces a "D<sub>0</sub>" value that lasts through five signal transitions: the transition of "D<sub>0</sub>" as the value for Q; the transition of "D<sub>0</sub>" as the value for Q'; the transition of repeated "D<sub>0</sub>" as the value for Q; the transition of repeated "D<sub>0</sub>" as the value for Q'; and the transition of repeated "D<sub>0</sub>" as the value for Q. While the timing diagrams in Figures 3-5 have shown embodiments using divide ratios of 3, 4, and 5 respectively, it should be apparent that other divide ratios are possible using these same techniques. For example, in order to use divide ratios of 6 or 7, the value of the data bit D would be repeated 3 times before being applied to the circuit 42.

[0023] The synchronizing control signal A may be designed to be non-blocking and consequently not contribute to either the skew of either the data or clock signals. The signal A may arrive one half of a clock signal early and the circuit will still function correctly. In order to prevent Mux\_out from glitching, A should fall after new data is introduced to Q'. Figure 6 shows a schematic of one embodiment of a data/clock synchronization circuit 50 that prevents jitter that may cause glitching. The circuit 50 is essentially the same configuration as the circuit shown in Figure 2 except that it includes a synchronization control signal generator 52. The control signal generator 52 generates the signal A by clocking the value from a dedicated state machine (DSM) through a flip-flop 54 that is controlled by an inverted clock signal (CLK'). A buffer 56 then delays the output of the flip-flop 54 before it is used as A by the circuit 50. In the embodiment

shown in Figure 6, delay of 150 ps is added by the buffer 56 to signal A. However, other delay durations could be designed according the needs of the system. The net effect of the signal generator 52 is to ensure that A arrives after new data is introduced to Q'. The skew between the CLK and CLK' signals can be minimized by placing the driven flip-flops and latches of the circuit 50 close together.

Figure 7 shows a schematic of one embodiment of a data/clock [0024]synchronization circuit 60 that that can be used with scan-in testing operations. Scan-in (or scanning) operations involve disabling the circuit from normal operation and scanning in a test data sequence. The results of the test sequence are analyzed at various points within the system to evaluate the performance of the circuit. The circuit 60 is essentially the same configuration as the circuit shown in Figure 2 except that it includes an additional multiplexor 62 that is inserted between the flip-flop 44 and the latch 45. Also, an AND gate 64 is inserted before the inverted clock input of the latch 45 and a second AND gate 66 is inserted in front of the OR gate 46 shown in Figure 2. The additional multiplexor 62 has Q as one input and Scan\_data as the other input. Scan\_data represents the test data sequence for the scanning operation. The additional multiplexor 62 is controlled by a Scan\_enable signal. When the scanning sequence is activated by the Scan\_enable signal, the output of the additional multiplexor 62 is Scan\_data that is input to the latch 45. Scan data passes from the latch as the value of Q' and on through the first multiplexor 48 as the value of Mux out.

[0025] Figure 8 shows a schematic for an alternative embodiment of a data/clock synchronization circuit 70. In this embodiment, the data (D) is input to a first latch 73 whose output is sent separately to a second latch 74 and a first multiplexor 76. The output of the second latch 74 is passed separately to a third latch 75 and a second multiplexor 77 represented as the value Q. The output of the third latch 75 is passed on as the other input to the first multiplexor 76. The

output of the first multiplexor 76 is passed on as the other input to the second multiplexor 77 represented as the value Q'. The second multiplexor 77 generates Mux\_out according to the CLK signal. The first multiplexor 76 is controlled by the synchronization signal A after it is passed through a fourth latch 72.

Figure 9 shows a timing diagram for the data/clock synchronization circuit 70 shown in Figure 8 with a divide ratio of "3". Q is clocked through the latch as the value Q a half cycle later. The signal A pulses high for one cycle when the first odd data bit ("D<sub>1</sub>") is transmitted. This stretches the Mux\_out value to include all of Q. The net effect is that Mux\_out produces a "D<sub>0</sub>" value that lasts through three signal transitions: the transition of "D<sub>0</sub>" as the value for Q'; the transition of "D<sub>0</sub>" as the value for Q'.

[0027] While the invention has been described with respect to a limited number of embodiments, those skilled in the art, having benefit of this disclosure, will appreciate that other embodiments can be devised which do not depart from the scope of the invention as disclosed herein. Accordingly, the scope of the invention should be limited only by the attached claims.